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Valleytronics is an emerging ﬁeld of research utilizing the valley-pseudospin degree of freedom. In
this work, we propose to exploit spin-valley locking in two-dimensional materials, such as silicene, germanene, stanene, and 1T transition-metal dichalcogenides, to realize the logic devices with multiple
voltage-controlled gate contacts. These materials possess space-inversion and time-reversal symmetries
and have two valleys at the non-time-reversal invariant momenta, K and K , related by time-reversal symmetry. Due to these properties, the valley-spin polarization in these materials can be switched by electric
ﬁeld, and the device conductance and the output voltage can be controlled by the polarity of the input gate
voltage. Based on the explicit quantum-transport calculations, we demonstrate the realization of seven
logic gates, namely NOT, XNOR, XOR, AND, NAND, OR, and NOR.
DOI: 10.1103/PhysRevApplied.13.054043

I. INTRODUCTION
Spintronics exploits the spin degree of freedom in electronic devices [1,2]. Such devices have aroused considerable interest due to their nonvolatility, high integration
densities, and low-power operation. Several spin-logic
devices have been theoretically proposed [3–6] and experimentally demonstrated [7–10]. For example, Ney et al.
[3] proposed a programmable spin logic based on a single magnetoresistive element whose inputs are represented
by the input current directions, while the logic outputs are
represented by the device resistance states. Dery et al. [4]
reported a spin-logic gate based on a semiconductor structure with multiple magnetic contacts. The logic inputs are
encoded in the magnetization directions, while the logic
output is deﬁned by a transient current response. BehinAein et al. [5] proposed all-spin logic, where input and
output information is represented by the magnetization
of nanomagnets that communicate through spin-coherent
channels. Wan et al. [8] demonstrated spin-logic operations in magnetized trilayer Pt/Co/MgO via the spin Hall
eﬀect. Manipatruni et al. [9] proposed a scalable spintronic logic device that operates via spin-orbit transduction combined with magnetoelectric switching. Spin-logic
gates were also theoretically proposed utilizing graphene
nanoribbons [11] and molecular magnets [12] via the
electrical control of spin-polarized current. Recently, spinlogic gates were also proposed utilizing a kagome spin
ice [13] and polarized spin waves [14]. However, many
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of the proposed spin-logic gates suﬀer from a concatenation problem when integrated into circuits. Due to the
logic input and output being encoded in diﬀerent physical
quantities [3,4,11,12], the logic output cannot be used as
the input of the successive gate. Solving this problem is
important for device cascading in integrated circuits.
More recently, valleytronics—a ﬁeld of research based
on exploitation and manipulation of the valley-pseudospin
degree of freedom—has attracted great attention [15,16].
In addition to the rich valley physics [17,18], the valley
pseudospin can be utilized to design promising valleybased devices. For example, in analogy to the spin-valve
eﬀect [19,20], the valley-valve eﬀect, i.e., the change
of electrical resistance between two values due to the
valley-dependent transport, has been predicted in graphene
nanoribbons [21,22] and WS2 /MoS2 van der Waals heterostructures [23]. In addition, valley-based logic gates
have been proposed in a quasi-two-dimensional (2D) system with merging Dirac cones, which reveal all-electriccontrolled valley-ﬁlter and valley-valve eﬀects [24].
Recently, we have proposed a valley-spin valve (VSV),
which exploits the spin-valley locking in 2D materials,
such as silicene, germanene, stanene, and 1T’ transitionmetal dichalcogenides [25]. These materials possess spaceinversion and time-reversal symmetries and have two valleys at the non-time-reversal invariant momenta, K and
K , related by time-reversal symmetry. The valley-spin
polarization in these materials can be switched by an electric ﬁeld, which enables functionalities of a valley-spin
polarizer or a valley-spin analyzer. When placed in series,
they constitute the VSV—a device whose conductance
state is on or oﬀ depending on the relative valley-spin
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polarization of the polarizer and the analyzer [25]. In this
work, we utilize the predicted giant VSV eﬀect to design
valley-spin logic gates, which enable various logic operations, such as NOT, XNOR, XOR, AND, NAND, OR, and
NOR. Since both logic input and output are encoded by the
polarity of voltage, the cascading is thus realized.
II. THEORETICAL FORMALISM
Without losing generality, we consider stanene as a representative channel material for the proposed devices. The
low-energy tight-binding Hamiltonian is given by [26–28]


λSO 
†
†
ciα cj α + i √
νij ciα σzαβ cj β
3 3 i,j α,β
i,j α
 †
z
+ iλR1
ciα (σ × d̂ij ) cj β

H = −t

2λR2
3



z

†

ξi ciα (σ × d̂ij ) cj β + lEz

i,j α,β



†

ξi ciα ciα ,

iα

(1)
where the ﬁrst term is the nearest-neighbor hopping,
†
ciα (cj α ) is an electron creation (annihilation) operator at
the site i (j ) with spin α = ↑, ↓, t is the hopping parameter, and i, j  denotes the sum over the nearest-neighbor
sites. The second term represents the intrinsic spin-orbit
coupling (SOC) with strength λSO , i, j  denotes the sum
over the next-nearest-neighbor sites, σ z is the z component
of the Pauli matrix, and ν ij = +1 (–1) selects anticlockwise
(clockwise) hopping with respect to the z axis. The third
term represents the Rashba SOC induced by an external
electric ﬁeld, and the fourth term is the intrinsic Rashba
SOC. Our previous work demonstrates that λR1 is significantly smaller than λSO , and the intrinsic Rashba SOC
(λR2 ) has a negligible eﬀect [25]. Both Rashba terms are
therefore ignored in this work. The last term arises from
the applied electric ﬁeld Ez , ξi = +1 (–1) distinguishes
site i = A (B), and 2 l is the buckling height. According
to Eq. (1), when λR1 = λR2 = 0, [σz , H ] = 0, and the spin
component σ z is a good quantum number. In the calculations, we use the tight-binding parameters: t = 1.3 eV,
λSO = 0.1 eV, and l = 0.4 Å, appropriate for stanene [29].
Conductance G at energy E is calculated by using the
Landauer-Büttiker formula [30]
G(E) =

e2 
Tσ (E, ky ),
h σ ,k

III. RESULTS AND DISCUSSION
Figure 1 shows the calculated band structure around the
valleys K and K  for positive and negative Ez . Although
the net spin polarization in the system is zero, the spin
polarization around each valley is 100%. Importantly, such
a valley-dependent spin polarization can be reversed by
an electric ﬁeld, which can be understood as follows. The
band energies around the valleys are given by [27]
±
εηs

i,j α,β

−i

separation distance d2 = 20a (where a is the lattice constant), the Fermi energy EF = 0.01 eV, and calculate G
using 101 irreducible ky points.



= ± 3a2 t2 q2η 4 + (ηsλSO − lEz )2 ,

(3)

where η = ±1 and s = ±1 are valley and spin indices,
respectively, and qη = |k − Kη | is the wave vector measured from the K (K  ) point. It is seen that the band
energies are spin degenerate if either Ez = 0 or λSO = 0.
If both Ez and λSO are ﬁnite, the bands are spin split at the
±
±
= ε−η↓
; hence, the spin
K (K  ) valley. From Eq. (3), εη↑
polarization is opposite between the K and K  valleys. In
±
±
addition, εη↑
(+Ez ) = εη↓
(−Ez ), and hence the polarity of
the valley-dependent spin polarization can be switched by
changing the sign of Ez .
Figure 2(a) schematically shows a prototype fourterminal building block for the design of XNOR and XOR
gates. The device has a source and a drain connected by a
2D channel, whose transport properties are controlled by
gates A and B. Positive and negative voltages on gates
A and B are the logic inputs 1 and 0, respectively. As a
result of the VSV eﬀect [25], depending on the relative
voltage polarities on gates A and B, the device conductance is high (on state) or low (oﬀ state). This is due to the
spin and pseudospin (valley) conservation in the transport
process, which makes the transmission high (low) when
the gate polarities are the same (opposite), as illustrated in
Fig. 2(b).
(a)

(b)

(2)

y

where e the is electron charge, h Planck’s constant, Tσ is
the transmission for spin σ . ky is the transverse Bloch wave
vector, which is conserved in the transports process. For
the numerical calculations, we set the gate width d1 = 40a,

FIG. 1. Calculated band structure of stanene around the K
and K  valleys for the electric ﬁeld (a) Ez = 1.25 V/nm and
(b) Ez = −1.25 V/nm. Red and blue colors represent spin-up
and spin-down branches, respectively. Arrows denote the spin
directions. The energy range in the plot is [−0.3, 0.3] eV.
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(a)

(b)

FIG. 2. (a) Schematic of the four-terminal device model with
two gates A and B. d1 and d2 denote the gate width and gate separation distance, respectively. The source and drain are directly
connected to the 2D channel, while there is an insulating dielectric layer between the gate and 2D channel. (b) Band alignments
at the gate regions for diﬀerent gate polarities determined by the
electric ﬁeld Ez . Dashed lines denote the Fermi energy EF . Electrons (ﬁlled circles) can be transmitted (on state) or blocked (oﬀ
state) depending on Ez in the gated regions.

Figure 3(a) shows the calculated zero-bias conductance
as a function of the input gate A when B is set to negative. For a positive gate A voltage (logic input A = 1),
the device is in the low conductance state. For a negative gate A voltage (logic input A = 0), the device is in
the high-conductance state. For the parameters used in the
calculation, the on:oﬀ conductance ratio exceeds 300. This
value can be further enhanced by increasing gate width d1
(e.g., the on:oﬀ ratio is enhanced by a factor of 10 when
d1 is increased from 40a to 50a) [25]. Figure 3(b) shows
the dependence of zero-bias conductance on the two logic
inputs A and B. It is seen that A = B = 1 or A = B = 0
yields the high-conductance state. In all other cases, the
device is in the low-conductance state.
Although the device of Fig. 2(a) has logic functionalities, it cannot be used for cascading. While the logic
input is the voltage supplied by the source, the logic output is the device conductance, which is not suitable as
an input of the successive gate. A similar problem has
(a)

been encountered in the previously proposed devices [3,4],
where the logic input and output were encoded in diﬀerent
physical quantities.
To address this problem, we design XNOR and XOR
logic gates, as schematically shown in Fig. 4. This design
satisﬁes the concatenation requirement where the output
voltage of the logic gate can be used as the logic input for
the successive gate. As seen from Fig. 4, each gate represents two circuits, upper and lower, with VDD (–VDD)
supply voltage on the upper (lower) circuit and a common output. Gate A serves as a topgate or backgate (i.e.,
connected to the top or bottom of the 2D channel), providing an invert of A input in the latter case. It is to be
noted that the upper and lower channels are directly connected to the output and VDD, while there is an insulating
layer between the gate and channel. As seen from Fig. 4(a),
when A = B, the top circuit is in on state, while the bottom
circuit is in oﬀ state, and the output voltage is positive,
corresponding to logic state 1. When A = B, the top circuit
is in oﬀ state, while the bottom circuit is in on state, and
the output voltage is negative, corresponding to logic state
0. The XNOR logic operation is thus realized. The XOR gate
is obtained from the XNOR gate by changing gate A to be
a backgate on the upper circuit and a topgate on the lower
circuit [Fig. 4(b)]. The NOT gate can be realized from the
XNOR gate by setting A to 0 or from the XOR gate by setting
A to 1.
The design of AND and NAND gates requires a ﬁveterminal building block shown in Fig. 5(a), which involves
three gates A, B, and C. Figure 5(b) shows the relative band
alignment between the three gated regions. As is evident
from this ﬁgure, depending on the relative input polarities of the gates, electrons can be eﬃciently transmitted
through the intravalley transport or blocked, which gives
rise to the corresponding on and oﬀ conductance states.
Figures 6(a) and 6(b) show the calculated conductance
as a function of gate inputs. When gate C is set to positive [Fig. 6(a)], only the input A = B = 1 gives rise to
the high-conductance state, while all other inputs yield
the low-conductance state, in agreement with Fig. 5(b).
When gate C is set to negative [Fig. 6(b)], only the input

(b)
(a)

FIG. 3. (a), (b) Total conductance in units of G0 = 2e2 /h as
a function of logic inputs on gates A and B (bottom and top
axes, respectively). In (a), gate B is set to negative (B = 0).
|Ez | = 1.25 V/nm.

(b)

FIG. 4. Schematics of (a) XNOR and (b) XOR gates. The lightyellow regions represent 2D channels. Gates A and B act as two
logic inputs. Gate A serves as a topgate or backgate, providing
an invert of A input in the latter case. VDD is the supply voltage,
providing +VDD (–VDD) voltage in the upper (lower) circuit.
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(a)

(a)

(b)

(b)

FIG. 7. Schematics of (a) AND and (b) NAND gates. The lightyellow regions represent 2D channels. Gates A and B act as two
logic inputs. Gate CTRL = +VDD serves as a topgate or backgate, providing an invert of CTRL input in the latter case. VDD
is the supply voltage.

FIG. 5. (a) Schematic of the ﬁve-terminal device model with
three gates A, B, and C. The source and drain are directly connected to the 2D channel, while there is an insulating dielectric
layer between the gate and 2D channel. (b) Band alignments at
the gate regions for diﬀerent gate polarities determined by the
electric ﬁeld Ez . Dashed lines denote the Fermi energy EF . Electrons (ﬁlled circles) can be transmitted (on state) or blocked (oﬀ
state) depending on Ez in the gated regions.

A = B = 0 gives rise the high-conductance state, while all
other inputs yield the low-conductance state.
Based on this conductance behavior, we design AND and
NAND logic gates that provide the concatenation requirement, as shown in Fig. 7. In Fig. 7(a), control gate CTRL
is set to +VDD, and when A = B = 1 (+VDD), the two
upper devices are in oﬀ state while the lower is in on state.
Hence, the output voltage is going to be close to +VDD,
resulting in logic state 1. In all other cases, the lower device
is in oﬀ state, and the output voltage is –VDD, resulting in
logic state 0. The AND logic operation is thus realized. The
NAND gate is obtained by swapping the VDD and –VDD
contacts [Fig. 7(b)]. The OR and NOR gates can be realized
(a)

(b)

from the NAND and AND gates, respectively, by setting
CTRL to be –VDD.
A common ﬁgure of merit to characterize the ﬁeld-eﬀect
transistor performance is a subthreshold swing, which is
how much change in the gate voltage is required to alter the
drain current by one decade. We estimate this quantity by
calculating the conductance of the device of Fig. 2(a) in the
oﬀ state as a function of applied electric ﬁeld Ez . We ﬁnd
that conductance changes by an order in magnitude with
Ez ∼ 0.12 V/nm. Assuming the channel thickness of 1 nm,
this transforms to a subthreshold swing approximately
120 mV/dec, which is larger than that of the ultimate MOSFET performance of 60 mV/dec at room temperature. We
note, however, that the estimated subthreshold swing is
strongly reduced with increasing d1 . Thus, amending the
geometry of the device allows further improvement of the
subthreshold swing. On the other hand, our calculation
does not take into account disorder and phonon scattering, which are expected to reduce the on:oﬀ ratio due to
intervalley scattering. However, the two K and K  valleys are well separated by a wavevector comparable to the
size of the Brillouin zone. Thus, intervalley scattering is
equivalent to a large momentum transfer, which requires a
very strong random potential. We expect therefore that the
on:oﬀ ratio is largely robust against this scattering [25].
In addition to silicene, germanene, and stanene, a 1T MX2 monolayer [31] (M = Mo, W; X = S, Se, Te) and a
2H -MX2 bilayer [32] represent other promising candidates
for valley-spin logic gates, due to their electrically controllable valley-spin polarization. The proposed design rules
for the valley-spin logic gates are universal for all these
2D materials.
IV. CONCLUSIONS

FIG. 6. (a), (b) Total conductance in units of G0 = 2e2 /h as
a function of logic inputs on gates A and B (bottom and top
axes, respectively). Gate C is set to (a) positive and (b) negative.
|Ez | = 1.25 V/nm.

In summary, we propose the design of valley-spin logic
gates based on 2D materials, which support the VSV
eﬀect. The proposed devices utilize multiple gate contacts
acting as logic inputs, while the output logic states are
encoded in the output voltage. Through the analysis of the
relative band alignment and the calculated conductance,
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we demonstrate the realization of seven logic gates namely
NOT, XNOR, XOR, AND, NAND, OR, and NOR. Our proposed valley-spin logic gates satisfy the concatenation
requirement, where the output voltage of the logic gate
can be used as the logic input of successive gate. Our
results validate the practical use of the electrically controlled valley-spin locking in emerging 2D materials in
logic devices.
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